

# A FET-SWITCHED INDUCTION ACCELERATOR CELL\*

H. C. Kirbie, W. R. Cravey, S. A. Hawkins, M. A. Newton, and C. W. Ollis  
 Lawrence Livermore National Laboratory  
 P. O. Box 5508  
 Livermore, CA 94550

## Abstract

An array of 24 field-effect transistors (FETs) is being used to switch a nominal 4-kV, 1- $\mu$ s pulse onto a Metglas induction core at pulse rates exceeding 100 kHz. Each transistor receives isolated gate power from a dc/dc converter and analog pulse control via an optical fiber. The array is part of a specialized circuit architecture that generates bursts of pulses while providing for core reset between pulses. The circuit will accommodate variations in pulse width, repetition frequency (prf), pulse amplitude, burst length and reset interval. The various circuit elements are assembled directly onto the core structure to yield a compact, low-impedance package.

Two prototype machines are presently under development. A 24-FET machine is in operation and capable of 4.2-kV, 1- $\mu$ s pulses (max.) at a 120-kHz prf for short bursts. Pulse rise and fall times are 25 ns and 65 ns respectively. A 128-FET machine is under construction which should be capable of 6-kV, 1- $\mu$ s pulses (max.) at a 150-kHz prf for long bursts.

## Introduction

### Heavy-Ion Fusion

Heavy-ion beams are under study as a future drive source for inertial fusion. In September 1990, a report from the Fusion Policy Advisory Committee (FPAC) endorsed heavy-ion accelerators as the most promising driver for inertial fusion energy [1]. Heavy-ion fusion has been studied in Europe and Japan using rf accelerators [2,3], and in the U. S. using linear induction accelerators [4]. The linear induction accelerator approach is presently being pursued by the Lawrence Berkeley Laboratory (LBL) and by the Lawrence Livermore National Laboratory (LLNL).

As with all large-scale inertial fusion technologies, driver cost is an important consideration when selecting a research pathway. In a study coordinated with LBL, researchers at LLNL have examined a more cost-effective use of induction accelerator technology by proposing a circular configuration of accelerator components, known as a recirculator [5]. A recirculating accelerator yields a system-wide cost savings by having the ion bunch gain multiple use from the expensive capital investments in cells, modulators, and beam-focusing elements. However, the recirculation method requires the cell modulators to operate at a 50- to 100-kHz prf, due to the short ion transit time around the circle. In addition, the modulators must possess great prf agility to keep pace with the increasing ion speed and great agility in pulse width to match the shrinking bunch length.

### ILSE Recirculator

The development of high prf, 100-kV induction cell modulators for a commercial fusion driver is a formidable task. We hope to gain insight into the problem by first building a small-scale recirculator consisting of many 5-kV induction cells arranged in a 30-m diameter ring. The proposed small-scale recirculator will accept 10-MeV potassium ions ( $K^+$ ) from a linear accelerator and continue their acceleration to 60-MeV by redirecting the ion bunch around the ring until a final energy is attained. The ions gain speed with each circulation, so the cell prf must also keep pace by increasing from 70 kHz to 200 kHz over a nominal burst length of 100 pulses. The 10-MeV linear accelerator, under development at LBL, is called ILSE (Induction Linac Systems Experiment) and is shown in Figure 1 with the proposed recirculator experiment. Table 1 lists a few of the ILSE specifications along with the pulse requirements for an induction recirculator cell.

Our research is focused on the development of an induction cell and modulator combination that meets the ILSE recirculator requirements in Table 1. Herein, we present data and modeling results from our first device and describe our progress toward a more advanced machine.

\*Work performed under the auspices of the U. S. Department of Energy by the Lawrence Livermore National Laboratory under W-7405-ENG-48.




Figure 1. Floor plan of the ILSE accelerator facility showing the recirculator experiment.

Table 1

Accelerator Specifications	Recirculator Specifications
Mass number	39.1
Charge state	+1
<u>Initial:</u>	
kinetic energy	2 MeV
pulse duration	1.0 $\mu$ s
<u>Final:</u>	
kinetic energy	10.5 MeV
pulse duration	0.4 $\mu$ s
beam energy	33 J
Length of Linac	54 m
	Circumference 100 m
	Initial kinetic energy 10.5 MeV
	Final kinetic energy 60 MeV
	Pulse duration 1.0 – 0.4 $\mu$ s
	Cell voltage 5 kV
	Pulse Rep. Rate 70 – 200 kHz

## System Issues and Circuit Architecture

Traditional induction accelerator designs separate the functions of cell and modulator into distinct units and interconnect the two by coaxial cables. In a recirculator application, the high cell impedance due to cable interconnections is undesirable because it can lead to a longitudinal instability in the ion beam [6]. The instability issue and the need for pulse format agility led us to merge the functions of cell and modulator into a single low-impedance device. Cost and system efficiency are also important issues that we explored in a tradeoff between initial core costs and magnetic losses. By selecting a well oversized core, we reduced  $dB/dt$  and thereby reduced core losses.

We selected the circuit architecture of Figure 2(a) because it generates voltage pulses for acceleration and reset with a single on/off command. When the switch  $S_1$  is closed, the energy storage capacitor




Figure 2(a). Circuit diagram showing switch  $S_1$ , energy storage capacitor  $C_1$ , and reset capacitor  $C_2$ . The regulator controls the voltage on  $C_2$  by returning energy to  $C_1$ .

Report Documentation Page			Form Approved OMB No. 0704-0188	
<p>Public reporting burden for the collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to a penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.</p>				
1. REPORT DATE <b>JUN 1993</b>	2. REPORT TYPE <b>N/A</b>	3. DATES COVERED <b>-</b>		
4. TITLE AND SUBTITLE <b>A Fet-Switched Induction Accelerator Cell</b>			5a. CONTRACT NUMBER	
			5b. GRANT NUMBER	
			5c. PROGRAM ELEMENT NUMBER	
6. AUTHOR(S)			5d. PROJECT NUMBER	
			5e. TASK NUMBER	
			5f. WORK UNIT NUMBER	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) <b>Lawrence Livermore National Laboratory P. O. Box 5508 Livermore, CA 94550</b>			8. PERFORMING ORGANIZATION REPORT NUMBER	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)			10. SPONSOR/MONITOR'S ACRONYM(S)	
			11. SPONSOR/MONITOR'S REPORT NUMBER(S)	
12. DISTRIBUTION/AVAILABILITY STATEMENT <b>Approved for public release, distribution unlimited</b>				
13. SUPPLEMENTARY NOTES <b>See also ADM002371. 2013 IEEE Pulsed Power Conference, Digest of Technical Papers 1976-2013, and Abstracts of the 2013 IEEE International Conference on Plasma Science. Held in San Francisco, CA on 16-21 June 2013. U.S. Government or Federal Purpose Rights License.</b>				
14. ABSTRACT <b>An array of 24 field-effect transistors (FETs) is being used to switch a nominal 4-kV, 1-J.Ls pulse onto a Metglas induction core at pulse rates exceeding 100 kHz. Each transistor receives isolated gate power from a de/de converter and analog pulse control via an optical fiber. The array is part of a specialized circuit architecture that generates bursts of pulses while providing for core reset between pulses. The circuit will accommodate variations in pulse width, repetition frequency (prf), pulse amplitude, burst length and reset interval. The various circuit elements are assembled directly onto the core structure to yield a compact, low-impedance package. Two prototype machines are presently under development. A 24- FET machine is .:n operation and capable of 4.2-kV, 1-J.Ls pulses (max.) at a 120-kHz prf for short bursts. Pulse rise and fall times are 25 ns and 65 ns respectively. A 128-FET machine is under construction which should be capable of 6-kV, 1-J.Ls pulses (max.) at a 150-kHz prf for long bursts.</b>				
15. SUBJECT TERMS				
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF ABSTRACT <b>SAR</b>	18. NUMBER OF PAGES <b>4</b>
a. REPORT <b>unclassified</b>	b. ABSTRACT <b>unclassified</b>	c. THIS PAGE <b>unclassified</b>	19a. NAME OF RESPONSIBLE PERSON	




Figure 2(b). Idealized cell voltage and cell current waveforms for the circuit in Figure 2(a).

$C_1$  is connected to the Metglas recirculator cell. Once the acceleration pulse has ended, the switch opens and the cell current is automatically diverted from the switch branch to the reset capacitor  $C_2$ , as shown in Figure 2(b). The reset capacitor is precharged to a voltage that dictates the rate of cell current decay and resets the core material by returning the flux density back to its original value. Additional core reset is provided by snubber capacitors across the switch (not shown) and current from the external charging system. The charge system replenishes only a small voltage deficit between pulses because  $C_1$  contains far more energy than the ion beam and core material consume per pulse. The capacitance of  $C_2$  is large compared to  $C_1$  so that the voltage on  $C_2$  increases only slightly from each pulse. Since system efficiency is a key issue, we propose the use of a regulator element that returns the energy recovered by  $C_2$  back to  $C_1$  [7].

FETs were selected as the switching element because they have unique properties: fast rise and fall times, low gate-drive power, low on-state impedance, and a capacity for high prf operation. These FET characteristics make series and parallel switch configurations easy to design and very effective in high prf applications [8]. We arranged our FETs into a series-parallel array of independent switching circuits, where each circuit is powered by a dc/dc converter and commanded on and off by a fast optical link. Our earliest switching system consisted of only four circuits (two in series by two in parallel) that switched 1 kV onto a 2605S-3A Metglas core [9]. Our latest machine surrounds the same Metglas core with 24 independent switching circuits by stacking six switches in series and connecting four switch stacks in parallel. We call this switching configuration our 6 x 4 machine.

#### 6 x 4 Machine Performance

Figure 3 is a simplified network diagram of the 6 x 4 machine showing the four energy storage capacitor banks, four reset circuits, and the four switch branches. The circuit elements in Figure 3 are grouped around the core in four quadrants, as shown in Figure 4.




Figure 3. Network diagram for the 6 x 4 machine. Each switching element is a circuit card containing a single FET, gate driver, optical receiver, and a power converter.




Figure 4. Photograph of the 6 x 4 machine showing the induction core and switch stacks.

There is no energy recovery system on this machine, so the reset capacitor voltage is controlled by an external power supply and regulated by zener diodes. Switch stack voltage and cell voltage are both measured using high-impedance probes, while the switch and reset currents are measured using eight, 50-m $\Omega$  current-viewing resistors (CVR).

A digitized record of a single switch stack voltage, four switch currents and four reset currents are all shown in Figure 5 (a) through (c).




Figure 5. (a) One of four switch stack voltages. (b) Overlay of four switch branch currents. (c) Overlay of four reset branch currents.

The superimposed current data indicate good current sharing between the various switch and reset branches due to precise switch timing and and similar on-state resistances. The measured cell voltage is shown in Figure 6 along with the total cell current, which is a computer summation of all the switch and reset currents from Figure 5. The small voltage spike at the start of the reset interval is due to the reset circuit inductance.




Figure 6. Cell voltage (solid line) and total cell current (dashed line).

An illustration of pulse width agility is shown in Figure 7(a) for two pulses with different widths but a constant reset voltage. Similarly, Figure 7(b) shows a two-pulse change in reset voltage for a constant pulse width.




Figure 7. Comparison of reset intervals for two pulses: (a) A 400-ns pulse and a 1-μs pulse are compared for a constant reset voltage of 700 V. (b) Two 1-μs pulses are compared with reset voltages of 700 V and 300 V.

One should note that variations in pulse width or reset voltage are automatically matched by a shift in the reset interval. Consequently, the acceleration and reset pulses have equal volt-second products. Figure 8 shows the cell voltage during a five-pulse burst at a 100-kHz prf. The energy for all five pulses is supplied by a single charge from the core-mounted capacitor banks.




Figure 8. Cell voltage record for a five-pulse burst of 1-μs pulses with a pulse separation of 10 μs (100-kHz prf).

A safe operating area for the machine is primarily determined by the FET array limitations for breakdown voltage and pulsed current. The array current limit can be reached by an excess of either pulse width or charge voltage. The array breakdown voltage may be exceeded by the sum of the charge voltage, reset voltage, and any pulse overshoot. The maximum prf is operationally limited by restricting the pulse width and reset interval combination to be less than the burst period.

#### PSpice Modeling

We selected PSpice to assist us with the  $6 \times 4$  machine analysis and to assess the next generation of machine designs. We were especially interested in tracing the flux density behavior in the  $6 \times 4$  machine core to determine if the reset circuit provided an open or closed flux cycle. The magnetic simulation parameters in PSpice were adjusted to match both small-core test data and an empirical equation that best fit available test data in the literature [10]. A single-pulse comparison of simulation and measured data is shown in Figure 9. A multipulse simulation of the core's B-H loop trajectory is shown in Figure 10.




Figure 9. Single-pulse comparisons between measured data (solid line) and PSpice simulations (dashed line): (a) Cell voltage. (b) Switch current for all four branches.




Figure 10. Plot of the core's magnetic flux density (B) vs magnetic field intensity (H) for a four-pulse simulation.

The loop simulation starts at the B-H origin to illustrate that the network provides a stable reset condition after a few pulses. More information is available about our modeling effort from Ollis, *et al.*, in these proceedings [11].

#### Next Generation Machine

Plans for our next induction cell include increases in cell voltage and power-handling capacity with decreases in machine size and cost per kilowatt. The recirculator specifications for voltage and burst duration require our new induction cell to exceed a 5-kV cell voltage and to be powered from a large external capacitor bank. The new machine will also be smaller than the 6 x 4 machine by using one third less core material and surface-mount electronics for the gate drive circuits. We plan to increase the new machine's peak and average power capacities while lowering the system cost per kilowatt by using 32 power converters and optical links to serve 64 gate drive circuits. Similarly, each gate drive circuit commands two power FETs in parallel to yield a total of 128 FETs. The general circuit architecture remains the same as the 6 x 4 machine, but this new device places eight parallel modules around a smaller core with eight series switching elements per module. We call this array configuration our 8 x 8 machine and list its electrical specifications in Table 2.

Table 2

#### **Electrical Specifications**

Total machine capacitance	4.8 $\mu$ F (four banks)
Cell inductance	24 $\mu$ H
Peak cell current @ 1 $\mu$ s, 5 kV	208 A
<b>Maximum:</b>	
stored energy	86.4 J
charge voltage	6 kV (capacitor limit)
array voltage	8 kV (FET stack limit)
array current	670 A (pulsed)
<b>Minimum:</b>	
pulse separation	6.67 $\mu$ s (150 kHz)
reset interval	5 $\mu$ s

#### Summary and Conclusions

We developed a compact cell and modulator combination that generates 4-kV, 1- $\mu$ s pulses onto a Metglas induction core at pulse rates exceeding 100 kHz. The solid-state circuit architecture has an ability to power an all-inductive load, freely vary pulse width and prf,

and provide for cell reset between pulses. PSpice models have also been developed and show a reasonable agreement with measured data. Construction is underway on a new device that will yield higher cell voltages and pulse rates.

We believe our FET-switched device is a good example of smart power management applied to a pulse power problem [12]. In this context, a "smart" pulse power system can adapt to rapidly changing load conditions because the advanced switching technology can communicate with a computer-based control system. Smart power management is required for heavy-ion recirculators and we believe it also applies to other industrial applications where small size, reliability, efficiency and low cost are prime issues.

#### References

- [1] Fusion Policy Advisory Committee, Final Report, September 1990, p. 6.
- [2] "HIBALL-II, An Improved Heavy-Ion Beam Driven Fusion Reactor Study," KfK-3480, Kernforschungszentrum Karlsruhe; FPA-84-4, Fusion Power Associates; UWFD-625, University of Wisconsin (July 1985).
- [3] "HIBLIC-I, Conceptual Design of a Heavy-Ion Fusion Reactor," IPPJ-663, Research Information Center, Institute for Plasma Physics, Nagoya University (January 1985).
- [4] D. J. Dudziak, Ed., "HIFSA: Heavy-Ion Fusion Systems Assessment Project Technical Analyses," LA-11141-MS, Vol. II, Los Alamos National Laboratory (December 1987).
- [5] "Study of Recirculating Induction Accelerators as Drivers for Heavy Ion Fusion," Lawrence Livermore National Laboratory, UCRL-LR-108095 (September 1991).
- [6] E. P. Lee, "Beam Dynamics and Longitudinal Instabilities in Heavy-Ion-Fusion Induction Linacs," Proceedings of the 1992 Linear Accelerator Conference, Ottawa, Ontario, Canada, August 24-28, 1992, p. 591.
- [7] J. C. Bendien, H. Van Der Broeck, and G. Fregien, "Recovery Circuit for Snubber Energy in Power Electronic Applications with High Switching Frequencies," IEEE Trans. on Power Electronics, Vol. 3, No. 1, January, 1988.
- [8] G. T. Santamaria and R. M. Ness, "High Power Switching Using Power FET Arrays," Proceedings of the 6th IEEE Pulsed Power Conference, Arlington, VA, June 29-July 1, 1987, p. 161.
- [9] H. C. Kirbie, *et al.*, "Evolution of High-Repetition-Rate Induction Accelerators Through Advancements in Switching," Proceedings of the 1992 Linear Accelerator Conference, Ottawa, Ontario, Canada, August 24-28, 1992, p. 595.
- [10] R. Kuennen, *et al.*, "Long Pulse Accelerator," Lawrence Livermore National Laboratory, Beam Research Memo; RM-89-43 (October 1989).
- [11] C. W. Ollis, *et al.*, "Spice Modeling of a FET-Switched Induction Accelerator Cell," Proceedings of the 9th IEEE Pulsed Power Conference, Albuquerque, NM, June 21-23, 1993.
- [12] B. J. Baliga, "An Overview of Smart Power Technology," IEEE Trans. on Electron Devices, Vol. 38, No. 7, July, 1991.